Notebooks & Desktops

Making Notebooks Smart, Sleek and Secure

Next generation notebooks and PCs are requiring low power AI capability users expect including modern standby mode driving longer battery life. At the same time devices’ designers are challenged by the new form factors and slim design. Another challenge is around security of devices and protection against firmware attacks to keep users information secure. Lattice’s solutions running on optimized low power FPGAs provide:

  • Start your notebooks faster with user detection, improved privacy, and extended battery life with Lattice’s <1mW and always-on AI solutions.
  • Enable new form-factors by reducing number of wires between the screen and the base.
  • Secure against malicious supply chain attacks with NIST SP 800 193 compliant systems.

Jump to

Block Diagram

Notebooks and PCs

Example Use Cases

User Detection, Improved Privacy & Exteneded Battery Life

  • iCE40 Ultraplus 1mW always on user presence detection
  • High performance applications <10mW
  • Integrated image sensor configuration

Sensor Fusion

  • Interface to wide variety of sensor to create rich user experience
  • Flexible preprocessing including arbitration, time stamping, and filtering
  • Create programmable sensor fusion algorithms

Flexible Connectivity with Singal Wire Aggregation

  • iCE40 UltraPlus aggregates multiple I2C channels & GPIO into a single wire and transmits it to Base
  • An iCE40 UltraPlus in the Base disaggregates these interfaces
  • Simplifies Interconnection

Low Latency Sensor Bridging

  • Take advantage of parallel FPGA architecture to simultaneously collect data from multiple sensors
  • Interface to wide variety of sensor to create rich user experience
  • Flexible preprocessing including arbitration, time stamping, and filtering

Image Sensor Bridging

  • Connect wide variety of image sensor to processors
  • Support up to 2.5 Gbps CSI based image sensors
  • Flexible host interfacing including CSI, SPI, PCIe
  • Flexible processing for data muxing and stitching

Protect Systems from Malicious Attacks in the Supply Chain

  • Detect presence of malicious firmware code by authenticating before cold boot
  • Recover by over writing malicious firmware module with a known-good firmware
  • Keep Firmware pristine by blocking attacks to firmware during normal operation

Reference Designs

Key Phrase Detection

Reference Design

Key Phrase Detection

Continuous searches for a key phrase utterance via a digital MEMS microphone. Can be re-configured to work with any trained word or phrase.
Key Phrase Detection
Human Face Identification

Reference Design

Human Face Identification

Uses a Convolutional Neural Network in the ECP5 FPGA to detect a human face, and match to known registered faces. Can be adapted to work with any other object.
Human Face Identification
Human Presence Detection

Reference Design

Human Presence Detection

Uses Lattice sensAI IP to continuously search for the presence of a human and reports results. Can be adapted to detect any other object.
Human Presence Detection
Object Counting

Reference Design

Object Counting

An example object counting application based on the Lattice sensAI stack. Includes SPI, DDR IP blocks, ISP engine, 8 CNN engines and a counting / overlay engine
Object Counting

Demos

Key Phrase Detection

Demo

Key Phrase Detection

Uses artificial intelligence (AI) to detect a specific key-phrase using a tiny, low-power iCE40 UltraPlus FPGA
Key Phrase Detection
4 Input to 1 Output MIPI CSI-2 Image Aggregation Demo

Demo

Human Counting

Demo

Human Counting

Human upper-body detection and counting demonstration utilizes Lattice’s ECP5 FPGA and a Convolutional Neural Network (CNN) acceleration engine
Human Counting
Human Face Detection

Demo

Human Face Detection

Uses Lattice sensAI IP to detect human faces on a tiny, low-power iCE40 UltraPlus FPGA implementing AI at the edge. Adaptable to detect other objects.
Human Face Detection
Human Face Identification

Demo

Human Face Identification

Register and identify faces without retraining, eliminating the need for uploading images and lengthy retraining using a GPU.
Human Face Identification

IP Cores

CNN Accelerator IP

IP Core

CNN Accelerator IP

Implement AI solutions with CNNs from common or custom networks. Configure up to 16-bit widths. Works with Lattice Neural Network Compiler software tool.
CNN Accelerator IP
CNN Compact Accelerator IP

IP Core

CNN Compact Accelerator IP

Implement AI solutions with CNNs or BNNs that have power consumption in the mW range. Works with Lattice Neural Network Compiler software tool.
CNN Compact Accelerator IP
CNN Plus Accelerator IP

IP Core

CNN Plus Accelerator IP

Implement Ultra-Low Power AI solutions with CNNs. Configure up to 16-bit widths. Works with Lattice Neural Network Compiler software tool.
CNN Plus Accelerator IP
CSI-2/DSI D-PHY Receiver

IP Core

CSI-2/DSI D-PHY Receiver

Modular MIPI/D-PHY IP - PHY for receiving MIPI CSI-2/DSI Data for further processing. Supports up to 4 MIPI lanes to 10Gb/s
CSI-2/DSI D-PHY Receiver

Development Kits & Boards

Embedded Vision Development Kit

Board

Embedded Vision Development Kit

Three-board Video Interface Platform (VIP) modular kit. Includes 2 MIPI/D-PHY camera input, FPGA processing, HDMI output. More Input/Output boards available.
Embedded Vision Development Kit
CrossLink-NX Evaluation Board

Board

CrossLink-NX Evaluation Board

For general evaluation and development with CrossLink-NX, includes many flexible interfaces such as FMC and PMOD with generous device IO access
CrossLink-NX Evaluation Board
HM01B0 UPduino Shield

Board

HM01B0 UPduino Shield

A complete development kit for implementing Artificial Intelligence (AI) using vision and sound as sensory inputs to a low-cost, low-power iCE40 UltraPlus FPGA.
HM01B0 UPduino Shield
CrossLink: LIF-MD6000 – Master Link Board

Board

Support

Quality & Reliability

Reference Material to Help Answer Your Questions

Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.
七星彩规则